

Attorney Docket No. 81862.P096

Patent

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Gene Chui

Serial No. 09/090,096

Filed: June 3, 1998

For: A METHOD AND APPARATUS

FOR PROVIDING

PROGRAMMABLE MEMORY

FUNCTIONS FOR BI-

DIRECTIONAL TRAFFIC IN A

SWITCH PLATFORM

EXAMINER: LOGSDON, JOSEPH B.

ART UNIT: 2662

RECEIVED

JAN 2 6 2005

Technology Center 2000

Commissioner for Patents PO Box 1450 Alexandria, Virginia 22313-1450

SUBMISSION OF FORMAL DRAWINGS

Enclosed for filing in the above-referenced patent application are forty five (45) sheets of formal drawings.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: ///3, 2005

Daniel E. Ovanezian O Registration No. 41,236

12400 Wilshire Boulevard Seventh Floor Los Angeles, California 90025-1026 (408)720-8300



FIRST CLASS CERTIFICATE OF MAILING

hereby certify that this correspondence is being deposited with the sufficient postage in an envelope addressed to Commissioner for Part 450.	
Date of Deposit	
JUANITA BRISCOE	
Name of Person Mailing Correspondence	1/13/05
Signature	Date
	15N 2 6 2005

Technology Center 2600






FIG. 1








FIG. 2














FIG. 5






FIG. 6






FIG. 7






FIG. 8



·	Р	7	0
0		CELL BUS HEADER BYTE 0	
1	!	CELL BUS HEADER BYTE 1	
2		CELL BUS HEADER BYTE 2	
3		CELL BUS HEADER BYTE 3	
4		ATM HEADER BYTE 1	
		•	
		• •	
54		DATA BYTE 46	
55		DATA BYTE 47	

FIG. 9






FIG. 10






FIG. 11






FIG. 12






FIG. 13






FIG. 14






FIG. 15






FIG. 16






FIG. 17



								•												_)
Ack_Lo			_				-			0	(CBM	at at	Cycle	lo olilly)						(
Rx Data (From Slave)	0	First Byte	Byte 2	Byte 3	Byte 4	Byte 5	Bytes 6-9	Byte 10	Bytes 11-14	Byte 15	Byte 16	Byte 17	Byte 18	Bytes 19-25	Byte 26	Bytes 27-33	Byte 34	Bytes 35-41	Byte 42	て)
Tx Data (To Slave)	First Byte	of Cell	Byte 2	Byte 3	Byte 4	Byte 5	Bytes 6-9	Byte 10	Bytes 11-14	Byte 15	Byte 16	Byte 17	Byte 18	Bytes 19-25	Byte 26	Bytes 27-33	Byte 34	Bytes 35-41	Byte 42	て _)
Reset						0						1							0	(
Grant Enable	-				٠	0					Reset	Туре					0			て シ
Grant Address					0	ı				ō	Slot to Reset						0			~ _)
Poll	0		Odd Request			0		Even Request		0			Odd Ready	0	Even Ready	0	Odd Present	0	Even Present	
TX Frame	-														0					_)
Cell Bus Cycle	0/58	-	2	က	4	ည	6-9	10	11-14	15	16	17	18	19-25	56	27-33	34	35-41	42	7 -}

FIG. 18



(_	
(Bytes 43-49	Byte 50	Byte 51	Byte 52	Byte 53	Byte 54	Byte 55	Byte 56		0	
(Bytes 43-49	Byte 50	Byte 51	Byte 52	Byte 53	Byte 54	Byte 55	Byte 56	0	First Byte of	next cell
(C	>								
(_				
(Grant				0			-	
(0	Odd Stop			0			Even Stop		0	
(_
<u> </u>	43-49	20	51	52	53	54	55	56	22		28/0
)											

FIG. 18 (CONT.)



·															4					_)	
Ack_Lo	0		7	7-III																_)	
Rx Data (To CBM)	Hi-Z	First Byte	Byte 2	Byte 3	Byte 4	Byte 5	Bytes 6-8	Byte 9	Byte 10	Byte 11	Bytes 12-14	Byte 15	Byte 16	Byte 17	Byte 18	Byte 19	Bytes 20-24	Byte 25	Byte 26	(
Tx Data (From CBM)	First Byte	of Cell	Byte 2	Byte 3	Byte 4	Byte 5	Bytes 6-8	Byte 9	Byte 10	Byte 11	Bytes 12-14	Byte 15	Byte 16	Byte 17	Byte 18	Byte 19	Bytes 20-24	Byte 25	Byte 26	て ノ	
Reset			,			0								1						(19
Grant Enable	1					0							Reset	lype						て)	FIG. 19
Grant Address					0				-			01 1 010	Sior to Reset						0	て _)	
Poll	Hi-Z		Odd Request			Z-İH		0	Even Request		Hi.7	1		Odd Ready	•	Hi-Z		Even Ready			
TX Frame	_														0					<i>(</i>	
Cell Bus Cycle	0/58	1	2	3	4	5	8-9	6	10	11	12-14	15	16	17	18	19	20-24	25	26	て ノ	



FIG. 19 (CONT.)

											·									
			0																	
				<u> </u>		-	ı													
Byte 27	Bytes 27-32	Byte 33	Byte 34	Byte 35	Bytes 35-40	Byte 41	Byte 42	Byte 43	Bytes 43-48	Byte 49	Byte 50	Byte 51	Byte 52	Byte 53	Byte 54	Byte 55	Byte 56		Hi-Z	
Byte 27	Bytes 27-32	Byte 33	Byte 34	Byte 35	Bytes 35-40	Byte 41	Byte 42	Byte 43	Bytes 43-48	Byte 49	Byte 50	Byte 51	Byte 52	Byte 53	Byte 54	Byte 55	Byte 56	0	First Byte of	next cell
			· - · .																	
			0				C	•							•					
			0		-			·				Grant					>			
	Z-iH		Odd Present		H:-Z		Even Present		Z-iH		Odd Stop			Hi-Z			Even Stop		Z-iH	
																			-	
27	27-32	33	34	35	35-40	41	42	43	43-48	49	20	51	52	53	54	55	56	22	28/0	
	Byte 27	Byte 27 Hi-Z Bytes 27-32	Byte 27 Bytes 27-32 Bytes 27-32 Bytes 33	Hi-Z Byte 27 Byte 27 Byte 27 Byte 27 Byte 27 Bytes 27-32 Bytes 27-32 Byte 33 Byte 33 Byte 34 Byte 34	Hi-Z Byte 27 Byte 27 Hi-Z Byte 27 Byte 32 Byte 33 Odd Present 0 0 Byte 34 Byte 34 Byte 35	Hi-Z Hi-Z Byte 27 Byte 27 Byte 27 Byte 33 Byte 33 Odd Present 0 0 Byte 35 Byte 35 Byte 35 Byte 35 Byte 35	Hi-Z Hi-Z Byte 27 Byte 27 Byte 27 Byte 33 Byte 33 Byte 33 Byte 33 Byte 33 Byte 34 Byte 35 Hi-Z Hi-Z Odd Present Odd Present Hi-Z Even Present Odd Present	Hi-Z Hi-Z Odd Present Odd Present Hi-Z Even Present Byte 27 Byte 27 Byte 37 Byte 33 Byte 34 Byte 35 Byte 35 Byte 35 Byte 35 Byte 35 Byte 41 Byte 41 Byte 42 Byte 43 Byte 43	Hi-Z Hi-Z Byte 27 Byte 27 Bytes 27-32 Bytes 33 Odd Present 0 0 Byte 33 Byte 34 Byte 35 Byte 35 Byte 35 Byte 35 Byte 35 Byte 41 Byte 41 Byte 42 Byte 42 Byte 43 Byte 43 Byte 42 Bytes 43-48 Bytes 43-48	Hi-Z Hi-Z Odd Present Odd Present Odd Present Hi-Z Even Present Odd Present Byte 33 Byte 33 Byte 33 Byte 34 Byte 35 Byte 41 Byte 41 Byte 42 Byte 43 Byte 43 Byte 43 Byte 49 Byte 49	Hi-Z Hi-Z Hi-Z Hi-Z Odd Present Odd Present Even Present Odd Stop Odd Stop Byte 27 Byte 27 Byte 37 Byte 33 Byte 33 Byte 34 Byte 35 Byte 35 Byte 35 Byte 41 Byte 41 Byte 41 Byte 42 Byte 43 Byte 43 Byte 43 Byte 43 Byte 43 Byte 43 Byte 49 Byte 49 Byte 50 Byte 50	Hi-Z Hi-Z Hi-Z Odd Present Hi-Z Even Present Even Present Odd Stop Grant Hi-Z Hi-Z Byte 27-32 Byte 37 Byte 33 Byte 33 Byte 33 Byte 34 Byte 35 Byte 41 Byte 41 Byte 42 Byte 43 Byte 43 Byte 43 Byte 43 Byte 43 Byte 49 Byte 49 Byte 49 Byte 50 Byte 50 Byte 51 Byte 51 Byte 51	Hi-Z Hi-Z Hi-Z Hi-Z Byte 27 Byte 27 Byte 33 Byte 35 Byte 35 Byte 35 Byte 41 Byte 41 Byte 42 Byte 43 Byte 43 Byte 43 Byte 49 Byte 49 Byte 50 Byte 50 Byte 51 Byte 52 Byte 51 Byte 52 Byte 52 Byte 52	Hi-Z Hi-Z Hi-Z Bytes 27-32 Bytes 27-32 Bytes 37 Byte 33 Byte 33 Byte 34 Byte 34 Byte 35 Byte 35 Byte 35 Byte 35 Byte 35 Byte 41 Byte 41 Byte 41 Byte 42 Byte 43 Byte 43 Byte 43 Byte 49 Byte 49 Byte 50 Byte 50 Byte 51 Byte 51 Byte 51 Byte 52 Byte 53 Byte 53 Byte 51 Byte 51 Byte 52 Byte 53 Byte 53 Byte 53 Byte 51 Byte 52 Byte 53 Byte 53	Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Odd Present Odd Present Even Present Hi-Z Even Present Crant Crant Hi-Z Hi-Z Byte 37 Byte 37 Byte 33 Byte 33 Byte 34 Byte 35 Byte 35 Byte 41 Byte 41 Byte 41 Byte 42 Byte 43 Byte 43 Byte 43 Byte 49 Byte 50 Byte 51 Byte 51 Byte 51 Byte 52 Byte 53 Byte 53 Byte 55 Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Even Present Codd Stop Codd Stop Hi-Z Hi-Z Even Stop A Hi-Z Hi-Z Hi-Z Hi-Z Even Stop A Hi-Z Hi					






FIG. 20






FIG. 21






FIG. 22



W0	2	TARG	GET ID	i	:	SLO	OT D	,	. 2	, >	,	. ~	RESER	₹ VED	,
W							RESE	RVE							

TARGET ID - 0=CBM0, 1=CBM1, 2=CBM2, 3=CBM3, 4=MCE, 5=CBS

SLOT ID - CAN SPECIFY UP TO 8 SERVICE MODULES PER CELL BUS MASTER

V - VALID ENTRY

R, RESERVED - THESE BITS MUST BE SET TO ZERO



	<u></u>							1				г—		_/
RMATION	Address Map RAM (Addressed by the QE TX Address)	0x01	0x02	0x13	0x14	0x25	0x26	0x31	0x32	0x33	0x34	0x35	0x36	
CBC HARDWARE INFORMATION	QE Chip TX Address	0	-	2	3	4	ഹ	9	7	œ	6	10	11	(
CBC HA	CBC Chip Logic	CBM0	CBM0	CBM1	CBM1	CBM2	CBM2	CBM3	CBM3	CBM3	CBM3	CBM3	CBM3	~ _}
	QE Chip Number	0	0	0	0	0	0	0	0	0	0	0	0	7
	Physical Slot ID (on that Cell Bus)	-	2	က	4	5	9	-	2	က	4	2	9	7
	Cell Bus Number	0	0	1	1	2	2	3	3	3	3	3	3	\ \
RMATION	Chassis Slot Number	-	2	3	4	5	9	17	18	19	20	21	22	\ \ \ \
FIRMWARE INFORMATION	Comment	Fast or Slow SM	Slow SM only	7										
	Device	SMO	SM1	SM2	SM3	SM4	SM5	SM6	SM7	SM8	SM9	SM10	SM11	7
	CBC Device Number	0	_	2	3	4	5	9	7	∞	6	10	=	

FIG. 24



\leftarrow								_								1
	RMATION	Address Map RAM (Addressed by the QE TX Address)	0x40					NOT USED							Address Map RAM	(Addressed by the QE TX Address)
)	CBC HARDWARE INFORMATION	QE Chip TX Address	12					13						14-15		QE Chip TX Address
) ·	CBC HA	CBC Chip Logic	MCE					CBS						N/A		CBC Chip Logic
<u></u>		QE Chip Number	0					0						0		QE Chip Number
<u> </u>		Physical Slot ID (on that Cell Bus)	N/A					N/A						N/A		Physical Slot ID (on that Cell Bus)
) (Cell Bus Number	N/A					N/A						N/A		Cell Bus Number
)	ORMATION	Chassis Slot Number	N/A	8 for	PSM	Card in	Slot 7,		7 for	PSM	Card in	Slot 8		N/A		Chassis Slot Number
<u> </u>	FIRMWARE INFORMATION	Comment	Internal to CBC			Internal to CBC	(RX is	Connected to	PSM in Slot 8,	TX is NOT	USED)			NOT USED		Comment
7		Device	MCE						Slave				Not	Nsed		Device
\		CBC Device Number	12				,	<u>5</u>					14-15			CBC Device Number

FIG. 24 (CONT.)








FIG. 26






FIG. 27






FIG. 28






FIG. 29



PARAMETER	PURPOSE	CBM Egress FIFO	CBM Ingress FIFO	CBS Ingress FIFO
num_bits_in_fifo_word	Number of bits in each FIFO word	34	34	34
num_words_in_cell	Number of words in one cell	14	14	14
log2_num_words_in_cell	Minimum bits needed to represent num_words_in_cell	4	4	4
num_cells_in_fifo	Number of cells in the FIFO	8	8	16
log2_num_cells_in_fifo	Minimum bits needed to represent num_cells_in_fifo	3	3.	4
log2_num_words_in_fifo	Number of bits in FIFO address	7	7	8
wclk_2_rclk_ratio	WCLK to RCLK frequency ratio (minimum = 1) - WCLK=50 MHZ RCLK=21 MHZ RATIO=3 WCLK=21 MHZ RCLK=50 MHZ RATIO=1	3	1	_
rclk_2_wclk_ratio	RCLK to WCLK frequency ratio (minimum = 1) - RCLK=50 MHZ WCLK=21 MHZ RATIO=3 RCLK=21 MHZ WCLK=50 MHZ RATIO=1	_	3	3



NAME	COUNT	DIRECTION	COMMENTS
Write Port Interface			
write_clk_i	1	Input	Write Port Clock
wclk_reset_i	-	Input	Write Port Reset
write_data_i	num_bits_in_fifo_word	Input	Write Data Input
write_en_i	1	Input	Write Enable
write_cell_cntr_o	log2_num_cells_in_fifo	Output	Write Port Cell Count
cell_space_avail_o	1	Output	Room for at least one more cell
Read Port Interface			
read_clk_i	_	Input	Read Port Clock
rclk_reset_i	_	Input	Read Port Reset
read_data_o	num bits in fifo word	Output	Read Data Output
read_en_i		Input	Read Enable
read_cell_cntr_o	log2_num_cells_in_fifo	Output	Read Port Cell Count
cell_avail_o	1	Output	At least one more cell in FIFO
			Granting Processor Port for reading;
		Input	When the allow_proc_read_i is asserted,
			the Read Port is not allowed to read. In
allow_proc_read_i	_		addition, the next 2 cycles following the
			last cycle the allow_proc_read_i is
			asserted are also not available.
Processor Port Interface			



NAME	COUNT	DIRECTION	COMMENTS
proc_read_req_i	l l	Input	Processor request read operation
proc_read_adrs_i	log2_num_words_in_fifo	Input	Processor read address
proc_read_data_o	num_bits_in_fifo_word	Output	Processor read data
proc_read_done_o	1	Output	Processor read request completed
BIST Interface			
bist_test_i	ļ	Input	
bist_cntl_i	Į	Input	
brt_flag_o	l l	Output	
bist_complete_o	ļ	Output	

FIG. 31 (CONT.)






FIG. 32






FIG. 33






FIG. 34






FIG. 35






FIG. 36






FIG. 37






FIG. 38






FIG. 39






FIG. 40




FIG. 41